類似資料

• CRTf-based reverse converter for RNS with low-cost modules { 2n, 2n- 1, 2n + 1- 1 }
  著者:: Bergerman, M. V., 等
  出版事項: (2022)
• Efficient RNS reverse converters for moduli sets with dynamic ranges up to (10 n+ 1) -bit
  著者:: Lyakhov, P. A., 等
  出版事項: (2018)
• Hardware implementation of the reverse conversion RNS-WNS on FPGA
  著者:: Nazarov, A. S., 等
  出版事項: (2021)
• Performance Analysis of Hardware Implementations of Reverse Conversion from the Residue Number System
  著者:: Kuchukov, V. A., 等
  出版事項: (2023)
• Improving the Parallelism and Balance of RNS with Low-Cost and 2 k+ 1 Modules
  著者:: Lyakhov, P. A., 等
  出版事項: (2023)